Advanced Micro Devices (AMD) Epyc 7763 Firmware MilanPI 1.0.0.a

CPE Details

Advanced Micro Devices (AMD) Epyc 7763 Firmware MilanPI 1.0.0.a
amd
epyc_7763_firmware
milanpi_1.0.0.a
2023-09-22
17h58 +00:00
2023-09-22
17h58 +00:00
CPE NVD
Alerte pour un CPE
Restez informé de toutes modifications pour un CPE spécifique.
Gestion des notifications

CPE Name: cpe:2.3:o:amd:epyc_7763_firmware:milanpi_1.0.0.a:*:*:*:*:*:*:*

Informations

Vendor

amd

Product

epyc_7763_firmware

Version

milanpi_1.0.0.a

Related CVE

Open and find in CVE List

CVE ID Publié Description Score Gravité
CVE-2023-20591 2024-08-13 16h53 +00:00 Improper re-initialization of IOMMU during the DRTM event may permit an untrusted platform configuration to persist, allowing an attacker to read or modify hypervisor memory, potentially resulting in loss of confidentiality, integrity, and availability.
10
Critique
CVE-2023-20584 2024-08-13 16h53 +00:00 IOMMU improperly handles certain special address ranges with invalid device table entries (DTEs), which may allow an attacker with privileges and a compromised Hypervisor to induce DTE faults to bypass RMP checks in SEV-SNP, potentially leading to a loss of guest integrity.
6
Moyen
CVE-2024-21980 2024-08-05 16h06 +00:00 Improper restriction of write operations in SNP firmware could allow a malicious hypervisor to potentially overwrite a guest's memory or UMC seed resulting in loss of confidentiality and integrity.
7.9
Haute
CVE-2024-21978 2024-08-05 16h05 +00:00 Improper input validation in SEV-SNP could allow a malicious hypervisor to read or overwrite guest memory potentially leading to data leakage or data corruption.
7.9
Haute
CVE-2023-31355 2024-08-05 16h04 +00:00 Improper restriction of write operations in SNP firmware could allow a malicious hypervisor to overwrite a guest's UMC seed potentially allowing reading of memory from a decommissioned guest.
6
Moyen
CVE-2023-31347 2024-02-13 19h18 +00:00 Due to a code bug in Secure_TSC, SEV firmware may allow an attacker with high privileges to cause a guest to observe an incorrect TSC when Secure TSC is enabled potentially resulting in a loss of guest integrity.  
4.9
Moyen
CVE-2023-31346 2024-02-13 19h18 +00:00 Failure to initialize memory in SEV Firmware may allow a privileged attacker to access stale data from other guests.
6
Moyen
CVE-2023-20592 2023-11-14 18h54 +00:00 Improper or unexpected behavior of the INVD instruction in some AMD CPUs may allow an attacker with a malicious hypervisor to affect cache line write-back behavior of the CPU leading to a potential loss of guest virtual machine (VM) memory integrity.
6.5
Moyen
CVE-2023-20566 2023-11-14 18h54 +00:00 Improper address validation in ASP with SNP enabled may potentially allow an attacker to compromise guest memory integrity.
7.5
Haute
CVE-2021-46774 2023-11-14 18h52 +00:00 Insufficient DRAM address validation in System Management Unit (SMU) may allow an attacker to read/write from/to an invalid DRAM address, potentially resulting in denial-of-service.
7.5
Haute
CVE-2023-20594 2023-09-20 17h27 +00:00 Improper initialization of variables in the DXE driver may allow a privileged user to leak sensitive information via local access.
4.4
Moyen
CVE-2023-20569 2023-08-08 17h02 +00:00 A side channel vulnerability on some of the AMD CPUs may allow an attacker to influence the return address prediction. This may result in speculative execution at an attacker-controlled address, potentially leading to information disclosure.
4.7
Moyen